<u>Listing of Claims:</u>

1.   (currently amended) An apparatus comprising:

a first adder to add a first branch metric value to a previous path metric value to generate a first path metric value; ~~and~~

saturating logic to detect a saturating condition when a most significant bit ("MSB") of said first path metric value is a specified value[[;]]_the saturating logic arranged to select the first path metric value to form a first state metric when the saturating condition is not detected, and alternatively to select a predetermined maximum value to form the first state metric when the saturating condition is detected<u>; and</u>

<u>a comparator to compare said first state metric to a second state metric transmitted from a second adder, and to responsively select a minimum one of said state metrics.</u>

2.   (canceled).

3.   (currently amended) The apparatus as in claim <u>1</u>[[2]] further comprising:

an accumulator to store said selected minimum one of said first and second state metrics for subsequent path metric calculations.

4.   (previously presented) The apparatus as in claim 1 wherein said saturating logic comprises:

<div align="center">2</div>   09/955,547

a multiplexer to select between said predetermined maximum value and said new first path metric value, wherein said value of said MSB operates as selection logic to control said multiplexer.

5.   (previously presented) The apparatus as in claim 3 wherein said predetermined maximum value is a maximum value that can be stored by said accumulator.

6.   (original) The apparatus as in claim 1 wherein said predetermined maximum value is 7h7f.

7.   (currently amended) The apparatus as in claim 1[[2]] further comprising:

a plurality of additional comparators to compare state metric values and select a minimum for a plurality of additional accumulators.

8.   (original) The apparatus as in claim 7 wherein the total number of accumulators is equal to a Viterbi trellis depth.

9.   (original) The apparatus as in claim 7 wherein the total number of accumulators is equal to 64.

10.   (currently amended) A decoding method comprising:

3   09/955,547

adding a first branch metric value to a previous path metric value to generate a first path metric value;

detecting a saturating condition when a most significant bit ("MSB") of said first path metric value is a specified value; ~~and~~

selecting the first path metric value as a first state metric when the saturating condition is not detected, and alternatively selecting a predetermined maximum value as the first state metric when the saturating condition is detected;

comparing said first state metric with a second state metric transmitted from a second adder; and

selecting a minimum one of said state metrics.

11.   (canceled).

12.   (currently amended) The method as in claim 10[[11]] further comprising:

storing said selected minimum one of said state metrics for subsequent path metric calculations.

13.   (previously presented) The method as in claim 10 wherein selecting comprises:

configuring a multiplexer to select between said predetermined maximum value and said first path metric value, wherein said value of said MSB operates as selection logic to control said multiplexer.

14.   (previously presented) The method as in claim 12 wherein said predetermined maximum value is a maximum value that can be stored by said accumulator.

15.   (original) The method as in claim 10 wherein said predetermined maximum value is 7h7f.

16.   (previously presented) The method as in claim 12 further comprising:

comparing state metric values and selecting a minimum for a plurality of additional accumulators.

17.   (original) The method as in claim 16 wherein the total number of accumulators is equal to a Viterbi trellis depth.

18.   (currently amended) The method as in claim 16 ~~10~~ wherein the total number of accumulators is equal to 64.

19.   (currently amended) An integrated circuit (IC), comprising:

a first adder to add a first branch metric value to a previous path metric value to generate a first path metric value; ~~and~~

saturating logic to detect a saturating condition when a most significant bit ("MSB") of said first path metric value is a specified value[[;]] the saturating logic

5   09/955,547

arranged to select the first path metric value to form a first state metric when the saturating condition is not detected, and alternatively to select a predetermined maximum value to form the first state metric when the saturating condition is detected; and

a comparator to compare said first state metric to a second state metric transmitted from a second adder, and to responsively select a minimum one of said state metrics.

20.   (canceled).

21.   (currently amended) The integrated circuit as in claim 19[[20]] wherein said IC further comprises:

an accumulator to store said selected minimum one of said first and second state metrics for subsequent path metric calculations.

22.   (previously presented) The integrated circuit as in claim 19 wherein said saturating logic comprises:

a multiplexer to select between said predetermined maximum value and said first path metric value, wherein said value of said MSB operates as selection logic to control said multiplexer.

23.   (previously presented) The integrated circuit as in claim 21 wherein said predetermined maximum value is a maximum value that can be stored by said accumulator.

24.   (previously presented) The integrated circuit as in claim 19 wherein said predetermined maximum value is 7h7f.

25.   (currently amended) The integrated circuit as in 19[[20]] further comprising:

a plurality of additional comparators to compare state metric values and select a minimum for a plurality of additional accumulators.

26.   (previously presented) The integrated circuit as in claim 25 wherein the total number of accumulators is equal to a Viterbi trellis depth.

27.   (previously presented) The integrated circuit as in claim 25 wherein the total number of accumulators is equal to 64.

28.   (previously presented) A method for use in a digital decoder comprising the steps of:

determining a branch metric distance value;

monitoring a path metric accumulator value;

responsive to the path metric accumulator value reaching a first predetermined

value, normalizing the path metric accumulator value by:

selecting a normalization quantity;

adding the selected normalization quantity to the branch metric distance

value to form a sum; and

inputting the sum to the path metric accumulator, thereby adding the

selected normalization quantity to the path metric accumulator value to normalize it.

29.   (previously presented) A method according to claim 28 wherein:

said monitoring is conducted over multiple path metric accumulator values; and

said normalizing step is triggered only when all of the monitored path metric

accumulator values exceed the first predetermined value.

30.   (previously presented) A method according to claim 29 wherein

selecting the normalization quantity includes selecting one among a plurality of

predetermined normalization quantities.

31.   (previously presented) A method for use in a digital decoder

comprising the steps of:

monitoring bit settings in each of a plurality of path metric accumulators, each

accumulator providing a respective path metric accumulator value during a decoding

operation;

8   09/955,547

detecting when all of the path metric accumulator values reaches at least a

first predetermined value; and

responsive to all of the path metric accumulator values reaching at least the

first predetermined value, selecting a normalization value and adding the selected

normalization value to each of the path metric accumulators to normalize the

accumulators.

32.   (previously presented) A method according to claim 31 wherein the

normalization value is selected from at least two predetermined normalization values.

33.   (previously presented) A method according to claim 31 wherein said

adding the selected normalization value comprises adding the selected normalization

value to a branch metric value, and then updating the path metric accumulator with a

sum of the branch metric value plus the selected normalization value.

34.   (previously presented) A method according to claim 33 wherein

selecting the normalization value includes selecting a negative normalization value so

as to reduce the path metric accumulator value.

35.   (previously presented) A method according to claim 31 wherein

selecting the normalization value is based on the current bit settings of at least two

MSB's of the accumulator value.

                           09/955,547

36.   (previously presented) A method according to claim 31 wherein

selecting the normalization value includes selecting a negative normalization value

having a magnitude equal to 2^N where N is a bit position of a most significant bit of

the accumulator that is set.

37.   (currently amended) An add-compare-select (ACS) circuit for use in a

digital decoder apparatus comprising:

a first adder for adding a first branch metric value to a first path metric value to

form a first sum;

saturation logic for detecting a saturation condition in the first adder; ~~and~~

a first multiplexer responsive to the saturation detecting logic for selecting

either the first sum or a predetermined saturation value as a first state metric output;

a second adder for adding a second branch metric value to a second path

metric value to form a second sum;

second saturation logic for detecting a saturation condition in the second

adder;

a second multiplexer responsive to the second saturation detecting logic for

selecting either the second sum or a predetermined saturation value as a second

state metric output; and

a comparator for comparing the first and second state metric outputs.

38.   (canceled).

39.   (currently amended) An add-compare-select (ACS) circuit according to claim 37[[38]] wherein the saturation value is selected as a maximum output value of the first adder.

11   09/955,547